

OSRAM

RED SCE5780
YELLOW SCE5781
HIGH EFFICIENCY RED SCE5782
GREEN SCE5783
HIGH EFFICIENCY GREEN SCE5784
SOFT ORANGE SCE5785
(Preliminary) InGaAIP RED SCE5786
0.180" 8-Character 5 x 7 Dot Matrix
Serial Input Dot Addressable Intelligent Display® Devices



FEATURES

- Eight 0.180" (4.57 mm) 5 x 7 Dot Matrix Characters in Red, Yellow, High Efficiency Red, Green, High Efficiency Green, Soft Orange, or InGaAIP Red
- ROMless Serial Input, Dot Addressable Display Ideal for User Defined Characters
- · Built-in Decoders, Multiplexers and LED Drivers
- · Readable from 8 Feet (2.5 meters)
- Programmable Features:
 - Clear Function
 - Eight Dimming Levels
 - Peak Current Select
 - (12.5% or Full Peak Current)
- Prescaler Function (External Oscillator Divided by 16 or 1)
- Internal or External Clock



DESCRIPTION

The SCE5780 (red), SCE5781 (yellow), SCE5782 (HER), SCE5783 (green), SCE5784 (HEG), SCE5785 (orange), and SCE5786 (InGaAIP red) are eight digit, dot addressable 5x7 dot matrix, serial input, Intelligent Display devices. The eight 0.180" (4.57 mm) high digits are packaged in a rugged, high quality, optically transparent, plastic 26 pin DIP with 0.3" pin spacing.

The on-board CMOS has a 280 bit RAM, one bit associated with one LED, each to generate User Defined Characters.

The SCE578X is designed to work with the serial port of most common microprocessors. Data is transferred into the display through the Serial Data Input (DATA), clocked by the Serial Data Clock (SDCLK), and enabled by the Load Input (LOAD).

DESCRIPTION (continued)

The Clock I/O (CLK I/O) and Clock Select (CLKSEL) pins offer the user the capability to supply a high speed external multiplex clock. This feature can minimize audio in-band interference for portable communication equipment or eliminate the visual synchronization effects found in high vibration environments such as avionic equipment. The prescaler function allows for a higher speed external multiplex clock when set to divide by 16.

Maximum Ratings

$V_{\rm CC}$, Logic Supply Voltage (non-operating) –0.5 to +7.0 Vdc
V _{LL} , LED Supply Voltage (non-operating) –0.5 to 5.5 Vdc
Input Voltage Levels Relative
to Ground
Operating Temperature ⁽¹⁾ –40°C to +85°C
Storage Temperature ————————————————————————————————————
Maximum Solder Temperature 0.063"
below Seating Plane, t<5 s260°C
Relative Humidity at 85°C85%
Maximum Power Dissipation
70°C
85°C
ESD (100 pF, 1.5 kΩ)
Maximum Input Current±100 mA

Note:

Switching Specifications

(over operating temperature range and $V_{\rm CC}$ =4.5 V to 5.5 V)

Symbol	Description	Min.	Units
T_{RC}	Reset Active Time	600	ns
T_{LDS}	Load Setup Time	50	ns
T_{DS}	Data Setup Time	50	ns
T_{SDCLK}	Clock Period	200	ns
T_{SDCW}	Clock Width	70	ns
T_{LDH}	Load Hold Time	0	ns
T_{DH}	Data Hold Time	25	ns
T_{WR}	Total Write Time	2.2	μs
T_{BL}	Time Between Loads	600	ns


Note:

 $T_{\rm SDCW}$ is the minimum time the SDCLK may be low or high. The SDCLK period must be a minimum of 200 ns.


August 1, 2001-18

¹⁾ For operation at high temperature, see Thermal Considerations.

Figure 1. Timing Diagram—Data Write Cycle







Electrical Characteristics (over operating temperature)

Parameter	Min.	Тур.	Max.	Units	Conditions
V_{CC}	4.5	5.0	5.5	V	_
V_{LL}	3.0	_	5.5	V	_
I _{CC} (PWR DWN) ⁽⁴⁾	_	_	100	μА	$V_{\rm CC} = V_{\rm LL} = 5.0$ V, all inputs=0 V or $V_{\rm CC}$
I _{LL} (PWR DWN) ⁽⁴⁾	_	_	50	μА	_
$I_{\mathbb{CC}}$	_	_	2.0	mA	V _{CC} =5.0 V
I _{LL} (20 dots/char) ⁽¹⁾⁽²⁾	_	240	345	mA	$V_{\rm CC} = V_{\rm LL} = 5.0$ V, "#" displayed in 8 digits, brightness=100%, $I_{\rm P} = 100\%$ at 25°C
$I_{\mid L}$	_	_	-10	μΑ	V _{CC} =5.0 V, all inputs=0 V
I_{IH}	_	_	10	μΑ	V _{CC} =V _{IN} =5.0 V (all inputs)
V_{IH}	3.5	_	_	V	V _{CC} =4.5 V to 5.5 V
V_{IL}	_	_	1.5	V	V _{CC} =4.5 V to 5.5 V
I _{OH} (CLK I/O)	_	-8.9	_	mA	V _{CC} =4.5 V, V _{OH} =2.4 V
I _{OL} (CLK I/O)	_	1.6	_	mA	V _{CC} =4.5 V, V _{OH} =0.4 V
θ _{JC-pin}	_	34	_	°C/W	_
Internal OSC Frequency	120	_	347	kHz	V _{CC} =5.0 V, CLKSEL=1, Prescale=÷1
External OSC Frequency	120	_	347	kHz	V _{CC} =5.0 V, CLKSEL=0, Prescale=÷1
External OSC Frequency with Prescale	1.92	_	5.55	MHz	$V_{\rm CC}$ =5.0 V, $\overline{\rm CLKSEL}$ =0, Prescale= ÷16
Mux Frequency ⁽³⁾	375	768	1086	Hz	_

Notes:

- 1) Peak current=1.87 x $I_{\rm LL}$ x $I_{\rm LL}$ varies with $V_{\rm LL}$ Normalized curve, Figure 12.
- 2) Unused inputs must be tied high.
- 3) Mux rate=[OSC Frequency/(64 x 7)].
- 4) External oscillator must be stopped during power down mode for minimum current.

Input/Output Circuits

Figures 3 and 4 show the input and output resistor/diode networks used for ESD protection and to eliminate substrate latch-up caused by input voltage over/under shoot.

Figure 3. Inputs





Figure 4. Clock I/O



Optical Characteristics at 25°C

 $(\stackrel{.}{V_{\rm LL}}=V_{\rm CC}=5.0$ V at 100% brightness level, viewing angle: X axis $\pm 55^{\circ}$, Y axis $\pm 65^{\circ}$)

Red SCE5780

Description	Symbol	Min.	Тур.	Units
Luminous Intensity	I _V	37.5	90.0	μcd/dot
Peak Wavelength	λ _{peak}	_	660	nm
Dominant Wavelength	λ _{dom}	_	639	nm

Yellow SCE5781

Description	Symbol	Min.	Тур.	Units
Luminous Intensity	I _V	75	110	μcd/dot
Peak Wavelength	λ _{peak}	_	585	nm
Dominant Wavelength	λ _{dom}	_	583	nm

High Efficiency Red SCE5782

Description	Symbol	Min.	Тур.	Units
Luminous Intensity	I _V	75	190	μcd/dot
Peak Wavelength	λ _{peak}	_	630	nm
Dominant Wavelength	λ _{dom}	_	626	nm

Green SCE5783

Description	Symbol	Min.	Тур.	Units
Luminous Intensity	I _V	75	150	μcd/dot
Peak Wavelength	λ _{peak}	_	565	nm
Dominant Wavelength	λ _{dom}	_	570	nm

High Efficiency Green SCE5784

Description	Symbol	Min.	Тур.	Units
Luminous Intensity	I _V	120	215	μcd/dot
Peak Wavelength	λ _{peak}	_	568	nm
Dominant Wavelength	λ _{dom}	_	574	nm

Soft Orange SCE5785

Description	Symbol	Min.	Тур.	Units
Luminous Intensity	I _V	120	150	μcd/dot
Peak Wavelength	λ _{peak}	_	610	nm
Dominant Wavelength	λ _{dom}	_	605	nm


InGaAIP Red SCE5786 (Preliminary)

Description	Symbol	Min.	Тур.	Units
Luminous Intensity	I _V	375	950	μcd/dot
Peak Wavelength	λ _{peak}	_	642	nm
Dominant Wavelength	λ _{dom}	_	630	nm

Notes:

- 1. Dot to dot intensity matching at 100% brightness is 1.8:1.
- 2. Display are binned for hue at 2.0 nm intervals for yellow, green, and high efficiency green.
- 3. Displays within a given intensity category have an intensity matching of 1.5:1 (max.)


Figure 5. Top View



Pin Assignment

Pin	Function	Pin	Function
1	CLKSEL	14	Serial Data
2	V _{CC} (Logic)	15	No connect
3	V _{LL} (LED)	16	Serial CLK
4	No pin	17	No pin
5	No pin	18	No pin
6	No pin	19	No pin
7	No pin	20	No pin
8	No pin	21	No pin
9	No pin	22	No pin
10	No pin	23	No pin
11	Load	24	Reset
12	GND	25	CLK I/O
13	GND	26	No connect

Figure 6. Dot Matrix Format



Pin Definitions

Pin	Function	Definitions
1	CLKSEL	H=internal clock, L=external clock
2	V _{CC} (Logic)	Logic power supply
3	V _{LL} (LED)	LED power supply
4–10	No pin	No pins in these positions
11	Load	Low input enables data clocking into the 8-bit serial shift register. When Load goes high, the contents of the 8-bit serial shift register will be decoded.
12,13	GND	Power supply ground
14	Serial Data	Serial data input
15	No connect	Pin has no function
16	Serial CLK	For loading data into the 8-bit serial register on a low to high transition
17–23	No pin	No pins in these positions
24	Reset	Asynchronous input, when low will clear the Multiplex Counter, User RAM, and Data Register. Control Word Register is set to 100% brightness, maximum peak current, and oscillator divided by 1. The display blanked.
25	CLK I/O	Outputs master clock or input external clock for display multiplexing.
26	No connect	Pin has no function

Display Column and Row Format

	CO	C1	C2	C3	C4					
Row 0	1	1	1	1	1					
Row 1	0	0	1	0	0					
Row 2	0	0	1	0	0					
Row 3	0	0	1	0	0					
Row 4	0	0	1	0	0					
Row 5	0	0	1	0	0					
Row 6	0	0	1	0	0					
1 Display dot #	1 Display dat "On"									


¹⁼Display dot "On"

0=Display dot "Off"

Column Data Ranges

Row 0	00H to 1FH
Row 1	00H to 1FH
Row 2	00H to 1FH
Row 3	00H to 1FH
Row 4	00H to 1FH
Row 5	00H to 1FH
Row 6	00H to 1FH





Operation of the SCE578X

The SCE578X display consists of two CMOS ICs containing control logic and drivers for eight 5 x 7 characters. The first IC controls characters 0 through 3 and the second IC controls characters 4 through 7. These components are assembled in a compact plastic package.

Individual LED dot addressability allows the user great freedom in creating special characters or mini-icons.

The serial data interface provides a highly efficient interconnection between the display and the mother board. The SCE578X requires a minimum three input lines as compared to fourteen for an equivalent eight character parallel input part.

The on-board CMOS IC is the electronic heart of the display. Each IC accepts serially formatted data, which is stored in the internal RAM. The IC accepts data based on the character

address selected. The first IC is selected when addressing characters 0 through 3, the second IC is selected when addressing characters 4 though 7, and both ICs are selected when the Control Word is addressed.

Asynchronously the RAM is read by the character multiplexer at a strobe rate that results in a flicker free display. Figure 7 shows the three functional areas of the IC. These include: the input serial data register and control logic, a 140 bit two port RAM, and an internal multiplexer/display driver. The second IC is identical except characters 4 though 7 are driven.

The following explains how to format the serial data to be loaded into the display. The user supplies a string of bit mapped decoded characters. The contents of this string is shown in Figure 8a. Figure 8b shows that each character consist of eight 8 bit words. The first word encodes the display

character location and the succeeding seven bytes are row data. The row data represents the status (On, Off) of individual column LEDs. Figure 8c shows that each 8 bit word is formatted to represent Character Address, or Column Data.

Figure 8d shows the sequence for loading the bytes of data. Bringing the $\overline{\text{LOAD}}$ line low enables the serial register to accept data. The shift action occurs on the low to high transition of the serial data clock (SDCLK). The least significant bit (D0) is loaded first. After eight clock pulses the $\overline{\text{LOAD}}$ line is brought high. With this transition the OPCODE is decoded. The decoded OPCODE directs D4–D0 to be latched in the Character Address register, stored in the RAM as Column data, or latched in the Control Word register. The control IC requires a minimum 600 ns delay between successive byte loads. As indicated in Figure 8a, a total of 512 bits of data are required to load all eight characters into the display.

The Character Address Register selects the character address that the row and column data will be written to. See Table 2 for opcode and character addressing. After loading the Character Address Register, the next seven bytes load the column data, one row at a time, starting with row 0 (top row) and ending with row 6 (bottom row). Each character address has a 7 x 5 bit User RAM formatted as seven rows, each containing five column data bits. The three most significant bits, D7–D5 represent the opcode for the row data and the least significant five bits, D4–D0 represent the column data. See Table 3 for the column data

format. If an address is loaded before all seven rows are written, the next column data will be loaded into Row 0 of the new address. The remaining rows of the old address are not changed.

Table 1 shows the Row Address for the example character, "D." Column data is written and read asynchronously from the 280 bit RAM. Once loaded, the internal oscillator and character multiplexer reads the data from the RAM. These characters are row strobed with column data as shown in Figures 9 and 10. The character strobe rate is determined by the internal or user supplied external MUX Clock and the ICs ÷ 320 counter.

Table 1. Character "D"

		code D6			D3	Dat D2 C2	D1		Hex
Row 0	0	0	0	1	1	1	1	0	1E
Row 1	0	0	0	1	0	0	0	1	11
Row 2	0	0	0	1	0	0	0	1	11
Row 3	0	0	0	1	0	0	0	1	11
Row 4	0	0	0	1	0	0	0	1	11
Row 5	0	0	0	1	0	0	0	1	11
Row 6	0	0	0	1	1	1	1	0	1E






Table 2. Load Character Address

Op D7	code D6		Cha D4		er A		Hex	Operation Load	
1	0	1	0	0	0	0	0	A0	Character 0
1	0	1	0	0	0	0	1	A1	Character 1
1	0	1	0	0	0	1	0	A2	Character 2
1	0	1	0	0	0	1	1	А3	Character 3
1	0	1	0	0	1	0	0	A4	Character 4
1	0	1	0	0	1	0	1	A 5	Character 5
1	0	1	0	0	1	1	0	A6	Character 6
1	0	1	0	0	1	1	1	A7	Character 7

Table 3. Load Column Data

Op D7	code D6	e D5		umn D3		_	Operation Load	
0	0	0	CO	C1	C2	C3	C4	Row 0
0	0	0	C0	C1	C2	С3	C4	Row 1
0	0	0	C0	C1	C2	СЗ	C4	Row 2
0	0	0	C0	C1	C2	С3	C4	Row 3
0	0	0	C0	C1	C2	С3	C4	Row 4
0	0	0	C0	C1	C2	С3	C4	Row 5
0	0	0	C0	C1	C2	С3	C4	Row 6

The user can activate four Control functions. These include: LED Brightness Level, IC Power Down, Prescaler, or Display Clear. OPCODEs and six bit words are used to initiate these functions. The OPCODEs and Control Words for the Character Address and Loading Column Data are shown in Tables 2 and 3.

The user can select eight specific LED brightness levels, Tables 4 and 5. Depending on how D3 is selected either one (1) for maximum peak current or zero (0) for 12.5% of maximum peak current in the control word per Table 4 and 5, the user can select 16 specific LED brightness levels. These brightness levels (in percentages of full brightness of the display) depending on how the user selects D3 can be one (1) or zero (0) are as follows: 100% (E0_HEX or E8_HEX), 53% (E1_HEX or E9_HEX), 40% (E2_HEX or EA_HEX), 27% (E3_HEX or EB_HEX), 20% (E4_HEX or EC_HEX), 13% (E5_HEX or ED_HEX), and 6.6% (E6_HEX or EE_HEX), 0.0% (E7_HEX or EF_HEX). The brightness levels are controlled by changing the duty factor of the row strobe pulse.

The SCE578X offers a unique Display Power Down feature which reduces I_{CC} to less than 150 μA total. When EF_{HEX} is loaded (Table 6) the display is set to 0% brightness. When in the Power Down mode data may still be written into the RAM. The display is reactivated by loading a new brightness Level Control Word into the display.

Table 4. Display Brightness

Op D7	code D6				Wor D2		D0	Нех	Operation Level
1	1	1	0	0	0	0	0	E0	100%
1	1	1	0	0	0	0	1	E1	53%
1	1	1	0	0	0	1	0	E2	40%
1	1	1	0	0	0	1	1	E3	27%
1	1	1	0	0	1	0	0	E4	20%
1	1	1	0	0	1	0	1	E5	13%
1	1	1	0	0	1	1	0	E6	6.6%
1	1	1	0	0	1	1	1	E7	0.0%

Table 5. Display Brightness

Op D7	code D6	D5			Wor D2		D0	Hex	Operation Level
1	1	1	0	1	0	0	0	E8	100%
1	1	1	0	1	0	0	1	E9	53%
1	1	1	0	1	0	1	0	EA	40%
1	1	1	0	1	0	1	1	EB	27%
1	1	1	0	1	1	0	0	EC	20%
1	1	1	0	1	1	0	1	ED	13%
1	1	1	0	1	1	1	0	EE	6.6%
1	1	1	0	1	1	1	1	EF	0.0%

Table 6. Power Down

	o cod 7 D6				Wor D2		D0	Hex	Operation Level
1	1	1	0	1	1	1	1	EF	0% brightness

Figure 9. Row and Column Locations for a Character "D"





Figure 10. Row Strobing



The SCE578X allows a high frequency external oscillator source to drive the display. Data bit, D4, in the control word format controls the prescaler function. The prescaler allows the oscillator source to be divided by 16 by setting D4=1. However, the prescaler should not be used, i.e., when using the internal oscillator source.

The Software Clear (CO_{HEX}), given in Table 7, clears the Address Register and the RAM. The display is blanked and the Character Address Register will be set to Character 0. The internal counter and the Control Word Register are unaffected. The Software Clear will remain active until the next data input cycle is initiated.

Table 7. Software Clear

	code			Hex	Operation				
D7	D6	D5	D4	D3	D2	D1	D0		-
1	1	0	0	0	0	0	0	C0	CLEAR

Multiplexer and Display Driver

The eight characters are row multiplexed with RAM resident column data. The strobe rate is established by the internal or external MUX Clock rate. The MUX Clock frequency is divided by a 320 counter chain. This results in a typical strobe rate of 768 Hz. By pulling the Clock SEL line low, the display can be operated from an external MUX Clock. The external clock is attached to the CLK I/O connection.

An asynchronous hardware Reset (pin 24) is also provided. Bringing this pin low will clear the Character Address Register, Control Word Register, RAM, and blanks the display. This action leaves the display set at Character Address 0, and the Brightness Level set at 100%, prescaler ÷1.

Electrical and Mechanical Considerations Thermal Considerations

The display's power usage may need to be reduced to operate at high ambient temperatures. The power may be reduced by lowering the brightness level, reducing the total number of LEDs illuminated, or lowering $V_{\rm LED}$. The $V_{\rm CC}$ supply, relative to the $V_{\rm LED}$ supply, has little effect on the power dissipation of the display and is not considered when determining the power dissipation.

To determine the power deration with a given ambient temperature, use the following formula:

$$T_{jmax} = T_A + P_D \cdot \theta_{ja}$$

where: T_{imax} =maximum IC junction temperature

P_D=power dissipated by the ICs

 θ_{ia} =thermal resistance, junction to ambient

To determine the power dissipation of the display, use the following formula:

$$PD = N \cdot I_{LL} / 140 \cdot RB$$


where: N=number of LEDs on

 $I_{11}/140$ =average current for a single LED

RB=relative brightness level

A typical thermal resistance value (q_{ja}) for this display is 50°C/W when mounted in a socket soldered on a 0.062" thick PCB with 0.020", 1 ounce copper traces and the display covered by a plastic filter. The display's maximum IC junction temperature is 125°C. Power Deration Curve is based on these typical values.


Figure 11. Power Deration Curve (θ_{ia}=50°C/W)



 $V_{\rm CC}$ and $V_{\rm LL}$ are two separate power supplies sharing a common ground. $V_{\rm CC}$ supplies power for all the display logic. $V_{\rm LL}$ supplies the power for the LEDs. By separating the two supplies, $V_{\rm CC}$ and $V_{\rm LL}$ can be varied independently and keeps the logic supply clean.

 $V_{\rm LL}$ can be varied between 3.0 volts and 5.5 volts. The LED drive current will vary with changes in $V_{\rm LL}$. See Figure 12 for $I_{\rm LL}$ variance.

Figure 12. I_{LL} Variance



 $V_{\rm CC}$ can vary between 4.5 volts and 5.5 volts. Operation below 4.5 volts will change the timing and switching levels of the inputs.

Interconnect Considerations

Optimum product performance can be had when the following electrical and mechanical recommendations are adopted. The SCE578X's IC is constructed in a high speed CMOS process; consequently high speed noise on the SERIAL DATA, SERIAL DATA CLOCK, LOAD and RESET lines may cause incorrect data to be written into the serial shift register. Adhere to transmission line termination procedures when using fast line drivers and long cables (>10 cm).

Good ground and power supply decoupling will insure that $I_{\rm CC}$ (<800 mA peak) switching currents do not generate localized ground bounce. Therefore it is recommended that each display package use a 0.1 μ F and 20 μ F tantulum capacitor between $V_{\rm CC}$ and ground.

When the internal MUX Clock is being used connect the $\overline{\text{CLKSEL}}$ pin to V_{CC} . In those applications where $\overline{\text{RESET}}$ will not be connected to the system's reset control, it is recommended that this pin be connected to the center node of a series $0.1\,\mu\text{F}$ and $100\,\text{k}\Omega$ RC network. Thus upon initial power up the $\overline{\text{RESET}}$ will be held low for 10 ms allowing adequate time for the system power supply to stabilize.

ESD Protection

The input protection structure of the SCE578X provides significant protection against ESD damage. It is capable of withstanding discharges greater than 2.0 kV. Take all the standard precautions, normal for CMOS components. These include properly grounding personnel, tools, tables, and transport carriers that come in contact with unshielded parts. If these conditions are not, or cannot be met, keep the leads of the device shorted together or the parts in antistatic packaging.

Soldering Considerations

The SCE578X can be hand soldered with SN63 solder using a arounded iron set to 260°C.

Wave soldering is also possible following these conditions: Preheat that does not exceed 93°C on the solder side of the PC board or a package surface temperature of 85°C. Water soluble organic acid flux (except carboxylic acid) or resin-based RMA flux without alcohol can be used.

Wave temperature of 245°C ± 5 °C with a dwell between 1.5 sec. to 3.0 sec. Exposure to the wave should not exceed temperatures above 260°C for five seconds at 0.063" below the seating plane. The packages should not be immersed in the wave.

Post Solder Cleaning Procedures

The least offensive cleaning solution is hot D.I. water (60°C) for less than 15 minutes. Addition of mild saponifiers is acceptable. Do not use commercial dishwasher detergents.

For faster cleaning, solvents may be used. Exercise care in choosing solvents as some may chemically attack the nylon package. For further information refer to Appnotes 18 and 19.

An alternative to soldering and cleaning the display modules is to use sockets. Naturally, 14 pin DIP sockets .300" wide with .100" centers work well for single displays. Multiple display assemblies are best handled by longer SIP sockets or DIP sockets when available for uniform package alignment. Socket manufacturers are Aries Electronics, Inc., Frenchtown, NJ; Garry Manufacturing, New Brunswick, NJ; Robinson-Nugent, New Albany, IN; and Samtec Electronic Hardward, New Albany, IN.

For further information refer to Appnote 22.

Optical Considerations

The 0.180" high character of the SCE578X gives readability up to five feet. Proper filter selection enhances readability over this distance.

Using filters emphasizes the contrast ratio between a lit LED and the character background. This will increase the discrimination of different characters. The only limitation is cost. Take into consideration the ambient lighting environment for the best cost/benefit ratio for filters.

Incandescent (with almost no green) or fluorescent (with almost no red) lights do not have the flat spectral response of sunlight. Plastic band-pass filters are an inexpensive and effective way to strengthen contrast ratios. The SCE5780 is a red display and should be used with long wavelength pass filter having a sharp cut-off in the 600 nm to 620 nm range. The SCE5782 is a high efficiency red display and should be used with long wavelength pass filter having a sharp cut-off in the 570 nm to 600 nm range. The SCE5784 is a high efficiency green display and should be used with long wavelength pass filter that peaks at 565 nm. The SCE5785 is a soft orange display and should be used with long wavelength pass filter that peaks at 610 nm. The SCE5786 is an InGaAlP red display and should be used with long wavelength pass filter that peaks at 645 nm.

Additional contrast enhancement is gained by shading the displays. Plastic band-pass filters with built-in louvers offer the next step up in contrast improvement. Plastic filters can be improved further with anti-reflective coatings to reduce glare. The trade-off is fuzzy characters. Mounting the filters close to the display reduces this effect. Take care not to overheat the plastic filter by allowing for proper air flow.

Optimal filter enhancements are gained by using circular polarized, anti-reflective, band-pass filters. The circular polarizing further enhances contrast by reducing the light that travels through the filter and reflects back off the display to less than 1.0%.

Several filter manufacturers supply quality filter materials. Some of them are: Panelgraphic Corporation, W. Caldwell, NJ; SGL Homalite, Wilmington, DE; 3M Company, Visual Products Division, St. Paul, MN; Polaroid Corporation, St. Paul, MN; Polaroid Corporation, Polarizer Division, Cambridge, MA; Marks Polarized Corporation, Deer Park, NY, Hoya Optics, Inc., Fremont, CA.

One last note on mounting filters: recessing displays and bezel assemblies is an inexpensive way to provide a shading effect in overhead lighting situations. Several Bezel manufacturers are: R.M.F. Products, Batavia, IL; Nobex Components, Griffith Plastic Corp., Burlingame, CA; Photo Chemical Products of California, Santa Monica, CA; I.E.E.-Atlas, Van Nuys, CA.

Microprocessor Interface

The microprocessor interface is through the serial port, SPI port or one out of eight data bits on the eight bit parallel port and also control lines $\overline{\text{SDCLK}}$ and $\overline{\text{LOAD}}$.

Power Up Sequence

Upon power up display will come on at random. Thus the display should be reset at power-up. The reset will set the Address Register to Digit 0, User RAM is set to 0 (display blank) the Control Word is set to 0 (100% brightness) and the internal counters are reset.

Loading Data into the Display


Use following procedure to load data into the display:

- 1. Power up the display.
- Bring RST low (600 ns duration minimum) to clear the Multiplex Counter, Address Register, Control Word Register, User Ram and Data Register. The display will be blank. Display brightness is set to 100%.
- 3. If a different brightness is desired, load the proper brightness opcode into the Control Word Register.
- 4. Load the Digit Address into the display.
- 5. Load display row and column data for the selected digit.
- 6. Repeat steps 4 and 5 for all digits.

Data Contents for the Word "ABCDEFGH"

Step	D7	D6	D5	D4	D3	D2	D1	D0	Function
A B	1 1	1 1	0 1	0 0	0	0	0	0	CLEAR 100% BRIGHTNESS
1 2 3 4 5 6 7 8	1 0 0 0 0 0	0 0 0 0 0 0	1 0 0 0 0 0 0	0 0 0 1 1 1 1	0 0 1 0 1 0 0	0 1 0 0 1 0 0 0	0 0 1 0 1 0 0 0	0 0 0 1 1 1 1	DIGIT DO SELECT ROW 0 (A) ROW 1 (A) ROW 2 (A) ROW 3 (A) ROW 4 (A) ROW 5 (A) ROW 6 (A)
9 10 11 12 13 14 15 16	1 0 0 0 0 0 0	0 0 0 0 0 0	1 0 0 0 0 0 0	0 1 1 1 1 1 1	0 1 0 0 1 0 0 1	0 1 0 0 1 0 0	0 1 0 0 1 0 0	1 1 1 1 0 1 1	DIGIT D1 SELECT ROW 0 (B) ROW 1 (B) ROW 2 (B) ROW 3 (B) ROW 4 (B) ROW 5 (B) ROW 6 (B)
17 18 19 20 21 22 23 24	1 0 0 0 0 0 0	0 0 0 0 0 0	1 0 0 0 0 0 0	0 0 0 1 1 1 0	0 0 1 0 0 0 1	0 1 0 0 0 0 0	1 1 0 0 0 0 0	0 1 0 0 0 0 0	DIGIT D2 SELECT ROW 0 (C) ROW 1 (C) ROW 2 (C) ROW 3 (C) ROW 4 (C) ROW 5 (C) ROW 6 (C)
25 26 27 28 29 30 31 32	1 0 0 0 0 0	0 0 0 0 0 0	1 0 0 0 0 0 0	0 1 1 1 1 1 1 1	0 1 0 0 0 0 0	0 1 0 0 0 0 0	1 1 0 0 0 0 0 0	1 0 1 1 1 1 1 0	DIGIT D3 SELECT ROW 0 (D) ROW 1 (D) ROW 2 (D) ROW 3 (D) ROW 4 (D) ROW 5 (D) ROW 6 (D)
33 34 35 36 37 38 39 40	1 0 0 0 0 0 0	0 0 0 0 0 0	1 0 0 0 0 0 0	0 1 1 1 1 1 1	0 1 0 0 1 0 0	1 1 0 0 1 0 0	0 1 0 0 1 0 0	0 1 0 0 0 0 0	DIGIT D4 SELECT ROW 0 (E) ROW 1 (E) ROW 2 (E) ROW 3 (E) ROW 4 (E) ROW 5 (E) ROW 6 (E)
41 42 43 44 45 46 47 48	1 0 0 0 0 0 0	0 0 0 0 0 0	1 0 0 0 0 0 0	0 1 1 1 1 1 1	0 1 0 0 1 0 0	1 1 0 0 1 0 0	0 1 0 0 1 0 0 0	1 1 0 0 0 0 0	DIGIT D5 SELECT ROW 0 (F) ROW 1 (F) ROW 2 (F) ROW 3 (F) ROW 4 (F) ROW 5 (F) ROW 6 (F)
49 50 51 52 53 54 55 56	1 0 0 0 0 0 0	0 0 0 0 0 0	1 0 0 0 0 0 0	0 0 1 1 1 1 1 1	0 1 0 0 0 0 0	1 1 0 0 0 0 0	1 1 0 0 0 1 0	0 0 1 0 0 1 1 1	DIGIT D6 SELECT ROW 0 (G) ROW 1 (G) ROW 2 (G) ROW 3 (G) ROW 4 (G) ROW 5 (G) ROW 6 (G)
57 58 59 60 61 61 62 63	1 0 0 0 0 0 0	0 0 0 0 0 0 0	1 0 0 0 0 0 0	0 1 1 1 1 1 1	0 0 0 0 1 0 0	1 0 0 0 1 0 0	1 0 0 0 1 0 0	1 1 1 1 1 1 1	DIGIT D7 SELECT ROW 0 (H) ROW 1 (H) ROW 2 (H) ROW 3 (H) ROW 4 (H) ROW 5 (H) ROW 6 (H)

Figure 13. Display Interface to Siemens/Intel 8031 Microprocessor (using serial port in mode 0)



Multiple displays can be cascaded using the CLKSEL and CLK I/O pins (Figure 16). The display designated as the MasterClock source should have its CLKSEL pin tied high and the slaves should have their CLKSEL pins tied low. All CLK I/O pins should be tied together. One display CLK I/O can drive 15 slave CLK I/Os. Use RST to synchronize all display counters.

Figure 14. Display Interface to Siemens/Intel 8031
Microprocessor (using one bit of parallel port as serial port)




Figure 15. Display Interface with Motorola 68HC05C4 Microprocessor (using SPI port)




Figure 16. Cascading Multiple Displays




Figure 17. Character Set

HEX	HEX CODE	HEX CODE	HEX CODE	HEX CODE	HEX CODE	HEX CODE	HEX CODE
02 06	04 00 04	1F 00	1F 00	1F 00	00 00	0C 12	06 08
岩 ●●	04 08 11	11 0A 04	• 11 19 15	16 19 11	0D 12 12 12 12	12 16 11	04 0E 11
06 02	11 0E	• 0A	15 13 11	11 1	• OD •	16 10	11 0E
00 00 00	00 10 1C	0E 11 11	00 10 08	00 00 09	00 01 0E	00 00 0F	1F 08 04
04 0A	12 500	1F	04 0A	09 09	1A - 5	12	02 04
11 1F	12 02 01	11 0E	11 0	0E 10	OA OA OA	12 12 12 0C	08 1F
00 00 01	00 04 0E	0E 11 11	04 00 0E	04 00 0E	0A 00 0E	0A 00 0E	OA OE 11
0E 14	15 15	* 	11 1F	12	1	12 12	
04 04 0A	0E 04	• 0A • 1B • •	11 0 00	12 0D	11 11 0C	12 0D	11 0E
00 OE	00 0	• 0A 00 •	04 02 1F	0F 08	$\begin{vmatrix} 12 \\ 04 \end{vmatrix} = \begin{vmatrix} 12 \\ 12 \end{vmatrix}$	09	0A 04
11 11 11		11 11	02 04	08 08 18	08 1E 00	1C 08 08	04 0E 04
0E •••	● 0E ●● 04	● 0E ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ●	00 0A	08 •	18	1F •••	04 • 0C
00 00 00	04 04 04	0A 00 00	OA 1F 0A	0F 14 0E	19 02 04	14 14 08	0C 04 08
00	04	00	1F 0A	05 1E	08 0	15 0 0 12 0 0	00 00
00	04 • 08	00	0A •	00	03	00 00	00
04 04 04	04 04 04	0A 04 1F	04 04 1F	00 00 18	00 00 1F	00 00 00	01 02 04
04 04	04 04	04 0A	04 04	18 08	00 00	00 0C	08
02 0E 11	08 04 0C	00 0E	00 0E 11	10 • 02	00 1F 10	0C 06 08	1F
13 15 19	04 04	11 01 06		06 0A 12 1F	1E 01	•• 10 • • ·	01 02 04
19 11 0E	04 04 0E	08	01 11 05	1F 02 02 02	01 01 1E	11 11 0E	08 08 08
0E 11 . •••	0E 0E 0E 11 . ••	• 1F • • • • • 00 0C	OE OC OC	01 02	. 00	10 08	0E 11
11 -	11 0F	0C 00	00 0C	04 08	1F 00 •••	••• 04 02 °	01 02 04
11 11 0E	01 02 0C	• OC OC •	0C 04 08		1F 00 00 00	04 08 10	04 00 04
0E 11 . ••	• 0E 11 ••	• 1E 11 •••	0E 11 0E	• 1E •••	1F 10	1F 10	0E 11 10
17 15		11 1E 11 11 11 11 11 11 11 11 11 11 11 1	10 10 10		10 10 I	10 1E 10	10 10 13 11
17 10 0E	•			,• <u> </u>	10 10 10 1F	10 10 10	13 11 0E
11 11	• 07 04 04	• 01 01	• 11 12 •	• 10 10	11	. 11	• 0E
11 1F 11	04 04 04	01 01 01	14 18 14	10 10 10	1B 15 15 11	19 15 13 11 11	
11 11	04 07	● 11 0E ●	12	10 1F	•••	11	11 0E
1E 11 11	0E 11 11	1E 11 000	0E 11 10	1F 04 04	11 11 11 11	111	
1E 0	• 11 15	1E 14	oĔ O1	04 04 04		11 11 0A 0A	11 15 15
10 10 11	12 0D •••	12 • 11 • 1F	0E 07			04 04	
11 0A	11 OA	01 02		00 10 08	1C 04 04	15	• 00
04 0A 11	04 04 04 04	04 08 0	04 04 04	10 08 04 02 01 00	04 04 04	15 04 04 04 04	- 00
11			00	00	110100	04 04 04	00 1F 00
0C 0C 08 04 04	00 00 0E	10 10 10	00 0F	01	00 00 0E	0A 08	00 0F
00 00	0E 12 12 12	10 16 19 11	10 10 11	0D 13 11	11 1E 10 0E	08 1C 08 08 08	11 0F 01
10	00	02 1E	10	OF OC	00	00	06 ••
10 16 19	04 00 0C	00 06 02	10 12 14	04		00 16 19	00 0E
H :	04 04		18 18	04	0A 15 11 11 11	111	0 E 11 11 11 11 11 11 11 11 11 11 11 11 1
00	0E 0E	00	00	● 0E ●	00	00	0E 0E
00 1E 11	• 00 0F 11	• 00 0B 0C •	00 0E 10	08 08 1C 08 08 0A	00 11 11	00 11 11	00 11 1
11 19 16 10	13 OD	OB OC 08 08 08	0E 0	08 08 0A	11 11 11 13 0D	11 11 11 0A 04	11 15 15 0A
10 • 00 00	01 00 00	00 00 00	1E ••• 02 04	04 04 04	0D •• 18 04 •	00	0A • • 0A 15 • •
11 0A	• 11 OA	• 1F 02	04	04 00	04 02	00 08 15	0A 15
04 0A	04 04 08	04 08 1F	08 04 04 04 02	04	04 04 08	15 02 00 00	0A 15 0A 15 0A